SystemC
Last updated
, generated by Sumble
Explore more → **SystemC**
What is SystemC?
SystemC is a set of C++ class libraries and a modeling methodology used for system-level modeling and hardware design. It allows designers to model hardware and software components at various levels of abstraction, from abstract functional models to cycle-accurate models. SystemC is commonly used for architectural exploration, virtual prototyping, hardware/software co-design, and verification of embedded systems and integrated circuits.
What other technologies are related to SystemC?
SystemC Competitor Technologies
UVM
Universal Verification Methodology (UVM) is a verification methodology primarily used with SystemVerilog, and competes with SystemC-based verification approaches.
SystemVerilog
SystemVerilog is a hardware description and verification language that competes with SystemC, especially in hardware verification.
Verilog
Verilog is a hardware description language; although older than SystemC, it competes in the hardware design space.
Synopsys Virtualizer
No summary available
Synopsys Virtualizer is a virtual prototyping tool that provides similar functionalities as SystemC-based virtual platforms.
gem5
gem5 is a modular platform for computer-system architecture research, encompassing system-level simulation, similar to some SystemC-based simulators.
OVM
Open Verification Methodology (OVM) is a verification methodology that, like UVM, is predominantly used with SystemVerilog, thus competing with SystemC-based verification flows.
VHDL
VHDL is a hardware description language that competes with SystemC, particularly in the design and modeling of hardware systems.
Incisive
Incisive is a simulation tool that supports SystemVerilog and VHDL, offering an alternative simulation environment to SystemC simulators.
Number of organizations that mention technology
468
SystemC
1,798
UVM
1,586
SystemVerilog
4,263
Verilog
25
Synopsys Virtualizer
105
gem5
569
OVM
4,941
VHDL
62
Incisive
ⓘ Tap on a tech to explore matching organizations
SystemC Complementary Technologies
TLM
Transaction Level Modeling (TLM) is a modeling methodology often used with SystemC to abstract away the details of the implementation.
TLM2.0
No summary available
TLM2.0 is a specific version of Transaction Level Modeling standard that is often used in SystemC-based designs.
RISC-V
RISC-V is an open-source hardware instruction set architecture which can be modeled using SystemC.
Number of organizations that mention technology
ⓘ Tap on a tech to explore matching organizations
Which job functions commonly mention SystemC?
Chip Designer
1.1% of all Chip Designer jobs mention SystemC
View 878
jobs on Sumble
Hardware Engineer
0.9% of all Hardware Engineer jobs mention SystemC
View 1k
jobs on Sumble
Test Engineer
0.4% of all Test Engineer jobs mention SystemC
View 723
jobs on Sumble
Electrical Engineer
0.3% of all Electrical Engineer jobs mention SystemC
View 1k
jobs on Sumble
Engineer
3571 Engineer jobs mention SystemC
View 3.6k
jobs on Sumble
Which organizations are mentioning SystemC?
Summary powered by 
Sumble
Sumble Find the right accounts, contact, message, and time to sell
Whether you're looking to get your foot in the door, find the right person to talk to, or close the deal — accurate, detailed, trustworthy, and timely information about the organization you're selling to is invaluable.
Use Sumble to: