What is SDC?

SDC stands for Synopsys Design Constraints. It is a widely used industry standard text-based format for specifying timing constraints for digital circuits, particularly in the context of electronic design automation (EDA). SDC files provide information on clock definitions, input and output delays, and other timing-related parameters that guide synthesis, placement, and timing analysis tools. They ensure that the designed circuit meets performance requirements.