OVM/UVM
Last updated
, generated by
Sumble
Explore more → **OVM/UVM**
What is OVM/UVM?
OVM (Open Verification Methodology) is a standardized methodology for verifying hardware designs, particularly ASICs and FPGAs. It provides a set of guidelines, base classes, and a library of code to create reusable and interoperable verification components. OVM is commonly used to build testbenches for functional verification using SystemVerilog.
What other technologies are related to OVM/UVM?
OVM/UVM Competitor Technologies
OVM/UVM Complementary Technologies
System Verilog
SystemVerilog is the primary language used to implement OVM/UVM-based verification environments. UVM is built on top of SystemVerilog.
AHB
AHB (Advanced High-performance Bus) is a bus protocol that can be verified using OVM/UVM. Verification components can be created to model and verify AHB interfaces.
AXI
AXI (Advanced eXtensible Interface) is a bus protocol that is commonly verified using OVM/UVM. Verification IPs exist or can be created in UVM to verify AXI interfaces.
Number of organizations that mention technology
ⓘ Tap on a tech to explore matching organizations
Which job functions commonly mention OVM/UVM?
Test Engineer
0.2% of all Test Engineer jobs mention OVM/UVM
View 307
jobs on Sumble
Chip Designer
0.1% of all Chip Designer jobs mention OVM/UVM
View 146
jobs on Sumble
Hardware Engineer
0.1% of all Hardware Engineer jobs mention OVM/UVM
View 149
jobs on Sumble
Electrical Engineer
154 Electrical Engineer jobs mention OVM/UVM
View 154
jobs on Sumble
Engineer
586 Engineer jobs mention OVM/UVM
View 586
jobs on Sumble
Which organizations are mentioning OVM/UVM?
Summary powered by 
Sumble
Sumble Find the right accounts, contact, message, and time to sell
Whether you're looking to get your foot in the door, find the right person to talk to, or close the deal — accurate, detailed, trustworthy, and timely information about the organization you're selling to is invaluable.
Use Sumble to: