What is Formal Verification?

Formal verification is the act of proving or disproving the correctness of intended system behaviors, such as digital hardware, computer programs, algorithms, or protocols with respect to a certain formal specification or property, using formal methods of mathematics. Commonly used to ensure safety-critical systems are robust and reliable, such as in hardware design, embedded systems, and cryptographic protocols.